3. Memory Hierarchy Example with TLB and L2 Cache

Virtually Indexed, Physically Tagged

Note: L2 cache tag should be 20 bits (from Hennessy & Patterson)